Abstract-This paper describes the design of a temperature sensor based on integrated poly-silicon thermistors. The thermistors are incorporated in a Wien-bridge RC filter, which, in turn, is embedded in a frequency-locked loop. The loop's output frequency is then determined by the filter's temperature-dependent phase shift, thus realizing an energy-efficient and high resolution temperature sensor. After a 3-point calibration, the sensor achieves an inaccuracy of less than 0.12 C (min-max) from 40 C to 85 C. This translates into a frequency stability of better than 2 ppm from 40 C to 85 C when the sensor is used to temperature compensate the quartz-crystal oscillator of a 32 kHz real-time clock. The 0.09 mm sensor also achieves 2.8 mK (rms) resolution in a 32 ms conversion time while dissipating only 31 W.
I. INTRODUCTION

I
NTEGRATING a MEMS or XTAL resonator together with silicon-based sustaining amplifiers and temperature compensation circuitry has become a mainstream approach for the realization of real-time clocks (RTCs), since it results in compact size, low power consumption, and high-frequency stability [1] , [2] . The temperature compensation scheme usually consists of a fractional-division or multiplication that scales the output frequency of a MEMS or XTAL oscillator in a temperature-dependent manner [1] - [4] . The temperature sensor used in such schemes must therefore achieve high accuracy and resolution so as not to compromise the frequency stability and jitter of the temperature-compensated output frequency.
Recent publications [1] , [3] - [7] have shown that thermistor-based temperature sensors can achieve higher resolution than conventional BJT-based sensors [8] - [10] . In CMOS processes, the required thermistors can be readily realized as integrated polysilicon or diffusion resistors, but the nonlinearity and spread of their temperature dependencies requires time-consuming and, thus, expensive multitemperature calibration. In the context of RTCs, however, this is not a major issue, since such calibration is also required to compensate for the nonlinear temperature dependence of XTAL and MEMS oscillators [1] , [3] , [4] , [6] . Another important feature of thermistor-based temperature sensors is their high energy efficiency, which facilitates the realization of low-power RTCs [1] , [3] [4] , as in this work. Like other data-converters, the energy efficiency of temperature sensors can be benchmarked with the help of a figure of merit, the resolution FOM, which is the product of their energy/conversion (Joules) and the square of their resolution C [14] , [15] . A recent thermistor-based sensor [5] , achieves a FOM of 0.5 pJK , which exceeds that of recent BJT-based sensors: 13 pJK [8] and 3.6 pJK [10] .
Since temperature-stable resistors are not available in standard CMOS processes, another important consideration in the design of a thermistor-based temperature sensor is the choice of a reference. In order not to add extra nonlinearity to the sensor's characteristic, and thus increase the required calibration effort, this should either be temperature stable or have a linear temperature dependence. In [3] , the reference consists of a switched-capacitor network based on metal-insulator-metal capacitors, whose effective resistance is thus nearly temperature independent. A feedback loop dynamically balances the resistances of the thermistor and the switched-capacitor network by adjusting the latter's switching frequency with the help of a sigma-delta modulator, a 480 MHz reference frequency and a fractional-divider. Due to the nonlinearity of the chosen thermistor, the resulting RTC requires a 6-point calibration to achieve 0.5 ppm frequency stability from 40 C to 85 C. In [1] and [4] , a temperature-dependent current derived from an n-well thermistor controls the frequency of a ring oscillator, which is then digitized with respect to a reference clock. Due to the nonlinear temperature dependence of the thermistor and the ring oscillator, the resulting RTC requires a 5-point calibration to achieve 10 ppm frequency stability from 40 C to 85 C. In [5] , instead of using a reference clock, the resistance of two different polysilicon thermistors (with opposite temperature dependencies) is compared with the help of a continuous-time sigma-delta modulator (CTDSM). Despite the use of an on-chip lookup table (LUT) to compensate for the systematic nonlinearity in the temperature dependence of the two thermistors, process tolerances mean that the sensor's characteristic is still quite nonlinear: it achieves an inaccuracy of 0.4 C from 0 to 100 C after a 2-point trim. An alternative time-based approach involves incorporating thermistors into an RC Wien-bridge (WB) filter, which is then driven by a reference frequency [6] . The filter's phase shift will then be mainly determined by the thermistors, since on-chip metal-insulator-metal are comparatively stable. In [6] , this filter's phase-shift was digitized by a phase-domain sigma-delta modulator, using phase references derived from a reference frequency. By exploiting the relatively linear temperature dependence of polysilicon thermistors, the sensor only requires a 3-point calibration to achieve an inaccuracy of 0.15 C from 40 C to 85 C. In order to generate the modulator's phase references, however, the reference clock frequency (4 MHz) was significantly higher than the filter's drive frequency (250 kHz). As a result, this approach is not well suited for use in low-power RTCs.
In this work, this drawback is overcome by embedding a WB sensor in a frequency-locked loop (FLL) [7] , whose output frequency can then be readily digitized with the help of the RTC's 32 kHz output. The resulting sensor achieves 0.12 C inaccuracy (min-max) from 40 C to 85 C after a 3-point calibration. Over the same range, and using data collected at the same calibration points, the resulting RTC achieves a frequency stability of 2 ppm.
The remainder of this paper is organized as follows. In Section II, the characteristics of the WB sensor are briefly explained and the performance of the FLL-based readout methodology is investigated. In Section III, the circuit design is discussed and the measurement results are shown in Section IV. The paper concludes in Section V.
II. WIEN-BRIDGE (WB)-BASED TEMPERATURE SENSOR
A. WB Filter and its FLL-Based Readout
The schematic of a WB filter is shown in Fig. 1 together with its Bode plot. The relationship between the input voltage and output current is given by (1) and the phase shift of the WB can be expressed as follows: (2) The transfer function has a bandpass characteristic whose phase shift varies from to and which is zero at the filter's center frequency . Around this frequency, is quite linear and so may be regarded as an error signal that indicates the difference between and the frequency of . This insight motivates the use of a WB in a frequency-locked loop (FLL) which attempts to drive this error signal to zero by tuning a voltage-controlled oscillator, whose output frequency will then be locked to a (multiple of) [11] . A simplified block diagram of the FLL is shown in Fig. 2 . The output of a voltage-controlled oscillator (VCO) is divided by and used to generate in-phase and quadrature-phase signals. The in-phase signals drive the WB, generating a filtered and phase-shifted output current that is demodulated by the quadrature-phase signals. The resulting dc output current is (approximately) proportional to the cosine of . This current is then integrated on capacitor,
, and the resulting voltage is used to adjust the VCO's output frequency . At steady state, the phase shift of the WB will be zero, which means that .
B. Resolution of the FLL-Based Readout Circuit
The temperature-sensing resolution of the FLL-based readout circuit will be limited by the thermal noise of the thermistors in the WB and the input-referred current noise of the current buffer. In order to estimate their effects, a small-signal model of the FLL will be derived. Since the WB is a bandpass filter, useful insights can be obtained by considering only the first harmonic of the square-wave drive signal, which simplifies the analysis considerably. The first harmonic of the drive signal can be expressed as follows:
Noting that, at , the magnitude of the transfer function in (1) is , the output current of the WB, , can then be approximated as (4) where is the amplitude of the drive signal and is the temperature-dependent resistance of the thermistors used in the WB. The current is then demodulated (chopped) by the quadrature signal resulting in components at even harmonics of and a dc component as (5) At steady state, the sensitivity of the FLL's error signal to small variations in can then be determined by evaluating from (2) at as follows:
The resulting linear model of the proposed temperature sensor is shown in Fig. 3 .
(Hz/V) and are the gains of the VCO and the division ratio of the feedback divider, respectively. The current noise of the WB and CB is modeled by current sources at the output of the chopper demodulator, since the contribution of down-converted noise at the odd harmonics of the square-wave chopping signal only results in a small increase ( 10%) in the total output noise near dc [12] .
The power spectral density (PSD) of the output current noise of the WB, , can be estimated by adding the contribution of each resistor's noise at . The resulting PSD is given by (7) where is the Boltzmann constant and is the absolute temperature. This noise current will cause fluctuations in the FLL's output frequency. The noise transfer function (NTF) from to can be derived from Fig. 3 as follows (assuming that the loop gain 1 near dc): (8) By combining this with (7), the PSD of the FLL's output frequency's deviation can be calculated as
The output frequency of the FLL is digitized by an on-chip counter, which counts the number of VCO clock edges that arrive during the conversion time . As shown in Fig. 4 , after scaling by , the final counter output is a digital representation of the output frequency . This process is equivalent to filtering with a filter of length and a noise bandwidth of . As a result, the rms variation in is given by (10) The sensor's resolution can then be obtained by dividing by its sensitivity . The latter is simply the derivative of the output frequency with respect to the absolute temperature . Assuming that , the sensitivity is (11) From (7)- (11), the resolution at temperature , can now be calculated as follows: (12) In the actual design, the WB is implemented with 135 k , 4.7 pF and 1.8 V. For various , the estimated temperature resolution at 300 K is plotted in Fig. 5 . For 32 ms, the resolution is 221.5 K (rms), and drops to 122.5 K (rms) for 125 ms, showing that with a noiseless readout circuit the sensor should be able to achieve sub-mK resolution.
In practice, the current buffer's input-referred noise current will be non-negligible. However, it will be filtered by the same NTF as the WB filter's noise , and so its effect on the sensor's resolution can be obtained by following a similar procedure. In the actual implementation, the buffer is also chopped, and so its main contribution is thermal noise. In this design, simulations show that 0.9 pA . As shown in Fig. 5 , the current buffer's noise degrades the sensor's resolution to 1 mK (rms) and 513 K (rms) for 32 ms and 125 ms, respectively. Using an on-chip counter to digitize the FLL's output frequency adds quantization noise and thus limits the achievable temperature resolution. Assuming that the output of the counter is , then is (13) where is the quantization noise added during digitization whose variance, is 2/12, since quantization noise is added both at the beginning and at the end of the measurement. By taking into account both CB noise and the quantization noise, the rms deviation in can be represented as follows: The temperature resolution is derived by dividing (14) by the and is also plotted in Fig. 5 . The contribution of the quantization noise is inversely proportional to , and degrades the temperature resolution for 32 ms from 1 mK (rms) to 8.5 mK (rms). This can be mitigated by multiplying the FLL's output frequency before it is digitized. Since the actual VCO is based on a 9-stage ring-oscillator, a multiplication by can be readily obtained with an edge-combining circuit [1] . The scaled output frequency, can then be written as (15) where is the output of the counter with scaled output frequency. Then, the rms frequency deviation of the scaled output frequency is (16) The sensor's resolution can then be obtained by dividing (16) by , in order words, the quantization noise is attenuated by a factor of . The improved resolution with is also plotted in Fig. 5 . For , the contribution of quantization noise becomes less than that of thermal noise, and a resolution of 1.4 mK (rms)can be achieved in a 32 ms conversion time.
In practice, there will be other sources of noise, e.g. the jitter of the reference clock, the phase noise of the VCO, the noise present in the power supplies from which the driving squarewave is derived, and last, but certainly not least, fluctuations in ambient temperature. Like the quantization noise added during digitization, the jitter of the reference clock will be mitigated by increasing . The VCO's phase noise is injected after the FLL's integrator, and so it will be effectively high-pass filtered by the loop. In the actual implementation, the loop bandwidth is designed to be 5 kHz so that the effect of VCO noise should be well suppressed for conversion times of a few tens of milliseconds. Due to the band-pass characteristic of the WB itself and the use of a synchronous phase detector, the sensor is only sensitive to power supply noise in a narrow band around . This is further suppressed by the use of on-chip decoupling capacitors and an on-chip LDO.
III. ARCHITECTURE AND CIRCUIT IMPLEMENTATION
The overall architecture of the proposed temperature sensor is shown in Fig. 6 . The WB is driven by complementary square-waves, and , at a frequency, 250 kHz, which are derived from the VCO's output by a divide-by-4 circuit. The divider also generates the quadrature signals and that drive the chopper demodulator, used here as a synchronous phase detector. The output frequency is digitized by a 20-bit on-chip counter, which is gated by a reference pulse derived from the RTC's 131 kHz quartz-crystal oscillator. The counter is driven by a 9 scaled output frequency to reduce the quantization noise. The conversion time is an integer number of periods of the 131 kHz oscillator and can be programmed from 0.5 ms to 1 s via an I2C interface. The loop bandwidth of the FLL is designed to be 5 kHz to reduce the phase noise of VCO. This ensures that the effect of VCO's noise is negligible when the conversion time is longer than few tens of milliseconds. The WB consists of poly-silicon resistors and fringe capacitors with nominal values of 135 k and 4.7 pF respectively. Despite their lower temperature coefficient, polysilicon (0.15%/ C) rather than nwell (0.3%/ C) resistors were used, because their more linear temperature dependence requires less calibration. To reduce substrate-noise coupling, a grounded n-well shield was placed under the WB.
A. Current Buffer (CB)
The detailed schematic of the current buffer (CB) is shown in Fig. 7 . The WB's output current is injected into the CB, where it is demodulated by a chopper, CH1 and then integrated on (80 pF). CH1 also up-modulates the noise of PMOS current sources, which were degenerated to reduce their noise corner, thus mitigating this source of noise. Similarly, another chopper at NMOS side, CH2, mitigates the noise contribution of the NMOS current sources. Cascode transistors are gain boosted to ensure that the CB's input impedance at is much less than that of , and that the FLL's loop gain is large enough to suppress the VCO's own drift and phase noise. As a result, the FLL's resolution is mainly limited by the thermal noise of and the current sources. The use of gain boosting also minimizes the error current associated with the switching action of CH1 and CH2 and the parasitic drain capacitances of M1,2 and M7,8 [13] . The bias current of each branch of the CB is about 3 , which is designed to be larger than the output current from the WB to ensure the linear operation. The simulated current noise of the CB ranges from 0.7 pA to 1.25 pA over PVT variations. The current noise is mainly determined by the resistor of degenerated current source whose maximum value is also limited by the required voltage headroom. The FLL is powered by an on-chip LDO, while its bias currents are derived from a constant-bias circuit with a nominal value of 1 A. In combination with the gain boosters' tail and load resistors, this approach ensures that the various node voltages are well defined over temperature and process.
B. Voltage-Controlled Oscillator (VCO)
The schematic of the VCO is shown in Fig. 8 . MVCO converts the CB's output into a current that drives a 9-stage currentcontrolled oscillator (CCO) with a nominal output frequency of 1 MHz. To ensure that the FLL starts up properly, a pulse-generator drives an initial current into the CCO via the switch Mi. The relatively small switch is then turned off, so that it's noise does not degrade the CCO's phase noise. The size of MVCO is carefully chosen so that its noise does not dominate the CCO's phase noise. A decoupling capacitor CCCO (20 pF) is used to stabilize the voltage swing across the CCO. The associated pole (150 kHz) is high enough not to cause stability problems. For increased resolution, an edge-combining circuit generates a 9 MHz output from the CCO's output, which is then decimated by a 20-bit counter. The edge-combining circuit consists of several NAND gates as shown in Fig. 9 . The NAND gate generates narrow pulses from two consecutive outputs of the CCO and then the pulses are combined generating higher output frequency.
Besides the dc component , chopping the WB's output current also results in a second-harmonic component. After integration on , the resulting ripple on VC reduces the CB's effective output range and causes a resolution-limiting spur in FL. Although this ripple can be minimized by increasing , this is not area-efficient. As shown in Fig. 8 , the ripple can be more effectively suppressed by a switched capacitor (SC) notch filter, which samples the ripple at . It should be noted that is realized by PMOS capacitors that are referenced to the supply voltage, thus making the output of the voltage-to-current converter MVCO insensitive to supply-voltage variations.
IV. MEASUREMENT RESULTS
A prototype RTC, consisting of a 131 kHz oscillator, an on-chip state machine, a fractional-N divider, the temperature sensor and an I2C interface, was implemented in a standard 0.18 m CMOS technology. The prototype chip was mounted together with a miniature 131 kHz crystal in a 44-pin QFP ceramic package [1] . The temperature sensor occupies 0.09 mm Fig. 9 . Schematic of the edge-combining circuit that generates 9 higher output frequency. of the 1.92 mm chip (Fig. 10) . The chip is powered from a 3.3 V supply, from which the FLL draws 17.5 A via a 1.7 V LDO, while the decimating counter draws 1.3 A from a 1 V LDO. 17% of the FLL's power consumption is used to drive the WB, 60% is used for the CB, and 16% is used for the CCO. Fifteen devices were characterized in a temperature-controlled oven from 40 C to 85 C. As shown in Fig. 11 , the FLL's output frequency (FL) changes from 1.03 MHz to 1.29 MHz over the temperature range from 40 C to 85 C. At room temperature, it exhibits 2.5% spread around 1.18 MHz, and temperature sensitivity about 1600 Hz C. After a 3-point calibration, each sensor's characteristic was fitted to a second-order master curve. As shown in Fig. 12 , the residual spread is then less than 0.12 C (min-max). The remaining error is systematic and can thus be removed by a fixed third-order polynomial [ Fig. 12(b) ]. By varying the output voltage of the on-chip LDO, the FLL's voltage sensitivity was found to be about 0.4 C/V.
The phase noise of FLL's output is plotted in Fig. 13 together with the estimated noise contributions of the VCO and the CB. The noise of the VCO and the CB are high-pass and lowpass filtered, respectively, by the FLL, as may be inferred from the fact that the slope of the resulting noise spectrum changes around the loop bandwidth, 5 kHz. The spot phase noise at 1 kHz is about 50 dBc/Hz and corresponds to a CB current noise of . From Fig. 13 , it can be seen that the spurs at 600 kHz are reduced by 40 dB when the SC integrator is enabled. The sensor's resolution versus conversion time is shown in Fig. 14 . It was obtained by logging the results of 5000 consecutive conversions at 30 C. For short conversion times, the sensor's resolution is determined by the quantization error associated with the gated counter and so it decreases linearly with conversion time. After about 30 ms, the sensor's resolution begins to be dominated by thermal noise and so it decreases approximately with the square root of conversion time.
In order to accurately measure the sensor's resolution, especially for long conversion times, any ambient temperature drift should be removed. Since the ambient temperature drift behaves like a common mode signal, it is suppressed by taking the difference in the outputs of two temperature sensors mounted on the same heat-sink (a large aluminium block) and then scaling them by a factor of . In Fig. 14 , the results of different measurement methods are plotted. The results shown in red dashed line are obtained from a single temperature sensor and show that the resolution is limited by oven drift for long conversion times. The result shown in red solid line is obtained from differential measurement and clearly shows that for longer conversion times, the sensor's resolution is significantly less than oven drift. The estimated resolution with a CB current noise density of 0.9 pA is also plotted with a gray dashed line that shows good agreement with the measurement results. In a 32 ms conversion time, the sensor achieves a resolution of 2.8 mK (rms), which drops to 1.5 mK (rms) for a 125 ms conversion time. As in [1] , [4] , the sensor can thus be duty-cycled to significantly reduce its average power dissipation.
In Table I , the temperature sensor's performance is compared with that of other high-resolution sensors. Despite the use of low-sensitivity poly-silicon resistors, instead of say n-well resistors, it is quite energy efficient, achieving a state-of-the-art resolution FOM of 8 pJK .
The parabolic temperature dependence of the 131 kHz quartzcrystal was also characterized and was found to vary by 200 ppm from 40 C to 85 C with a maximum slope of 6 ppm C. To compensate for this, an on-chip second-order fractional divider is used to generate a stable 32.768 kHz output (averaged over 32 s) as shown in Fig. 15 [1] . The division ratio is : http://datasheets.maximintegrated.com/en/ds/DS3231M.pdf a 3rd order polynomial function of temperature, whose coefficients were written to on-chip registers via the I2C interface. For each chip, the coefficients were determined by combining the fixed second-order temperature dependence of the oscillators with the individual sensor's second-order master curve. As shown in Fig. 16 , this approach results in an RTC with a frequency stability of 2 ppm from to 85 . In Table II , the performance of the RTC is compared with the state of the art. With the proposed WB-based temperature sensor, the RTC achieves 2 ppm frequency stability with the minimum number of trimming points. Compared to [1] , [4] , the sensor enables the realization of an RTC with similar frequency stability, but with a wider temperature range and significantly less calibration effort.
V. CONCLUSION
A thermistor-based temperature sensor has been realized together with a low-power quartz-crystal-based 32 kHz RTC in a 0.18 m CMOS technology. The sensor consists of a WB bandpass filter made up of polysilicon thermistors and stable fringe capacitors. The WB is embedded into a FLL, which locks the frequency of a ring oscillator to the temperature-dependent center frequency of the WB. The FLL's output is then digitized by a counter that is gated by the RTC's output frequency. A linear model of the proposed temperature sensor shows that its temperature resolution is mainly limited by the thermal noise of the readout circuitry. Chopping mitigates the effect of noise, while an edge-combining circuit uses the ring oscillator's phases to multiply the FLL's output frequency by 9 and so mitigate the effect of quantization noise. The prototype chip achieves a temperature resolution of 2.8 and 1.5 mK at 32 and 125 ms conversion time, respectively resulting in a resolution FOM of 8 pJK . The measured inaccuracy is 0.12 C (minmax) from 40 C to 85 C after a 3-point calibration. When used to stabilize a quartz-crystal oscillator, the result is a realtime clock with a frequency stability of less than 2 ppm after a 3-point calibration, which compares favorably with the state of the art.
